

REMARKS

Claims 1-13 are now pending. Claims 14-27 have been canceled. Claim 1 has been amended.

35 U.S.C. § 102(b)

The Patent Office rejected Claims 1-4, 7, 11-17 under 35 U.S.C. 102(b) as being anticipated by Jin et al. ("Jin," U.S. Patent No. 6,351,039). Applicant respectfully traverses.

Anticipation requires the disclosure in a single prior art reference of each element of the claim under consideration. *W.L. Gore & Assocs. v. Garlock*, 721 F.2d 1540, 220 USPQ 303 (Fed. Cir. 1983), *cert. denied*, 469 U.S. 851 (1984). Further, "anticipation requires the presence in a single prior art reference disclosure of each and every element of the claimed invention, arranged as in the claim." *Lindemann Maschinenfabrik GmbH v. American Hoist & Derrick Co.*, 730 F.2d 1452, 221 USPQ 481, 485 (Fed. Cir. 1984) (citing *Connell v. Sears, Roebuck & Co.*, 722 F.2d 1542, 220 USPQ 193 (Fed. Cir. 1983)). Emphasis added.

Applicant respectfully submits claim 1 includes elements that have not been disclosed by Jin. For example, claim 1 recites "a plurality of conductive plugs formed of a periodic table column IVB, VB, VIB, and/or VIIB metal, each of the plurality of conductive plugs electrically interconnecting the single gate electrode in a distributed manner across a length of the single gate electrode and the gate signal line." The present invention may increase the number of contacts and removes extraneous polysilicon routing whereby the gate resistance is reduced. The contacts on the polysilicon gate may be distributed across the length of the transistor in order to reduce the contact resistance contribution (Instant Application, Page 3, Paragraph [0007]).

Jin fails to teach, disclose or suggest a plurality of conductive plugs electrically interconnecting the single gate electrode in a distributed manner across a length of the transistor structure and the gate signal line. Rather, Jin teaches a system whereby each plug is coupled to an individual gate electrode. The Patent Office points to FIGS. 3a and 3b of Jin for the rejection of claim 1. However, FIGS. 3a and 3b depict multiple conductive plugs electrically coupled to multiple gate electrodes. Thus, each contact taps into the gate at the side of the multiple transistor region of a single driver. Further, a search of the entire specification of Jin failed to find disclosure relating to placing multiple contacts in distributed manner along the length of the single gate electrode. Thus, Jin fails to teach, suggest, or disclose “a plurality of conductive plugs formed of a periodic table column IVB, VB, VIB, and/or VIIB metal, each of the plurality of conductive plugs electrically interconnecting the single gate electrode in a distributed manner across a length of the single gate electrode and the gate signal line,” as recited in Claim 1.

The Patent Office, in its Repose to Argument, mentioned that “applicant fails to claim the limitations of claim 1 of the present application, so that the language of the claim 1 is consistent with applicant’s argument.” Applicant respectfully disagrees. A transistor structure of the present invention includes a single gate electrode and multiple conductive plugs. Each of the multiple conductive plugs electrically interconnects the single gate electrode in a distributed manner across a length of the single gate electrode.

Under *Lindemann*, a *prima facie* case of anticipation has not been established for claim 1. Thus, claim 1 is believed allowable. Claims 2-4, 7 and 11-13 are believed allowable due to their dependence upon claim 1.

35 U.S.C. § 103(a)

The Patent Office rejected Claims 5-6 and 8-10 under 35 U.S.C. 103(a) as being unpatentable over Jin et al. (“Jin,” U.S. Patent No. 6,351,039).

Applicant respectfully traverses. It is contended that claims 5-6 and 8-10 under


this section depends on independent claim 1 which is non-anticipatory and non-obvious based on the rationale above. Thus, claims 5-6 and 8-10 (which depends on independent claim 1) should be allowed.

CONCLUSION

In light of the forgoing amendments and arguments, reconsideration of the claims is hereby requested, and a Notice of Allowance is earnestly solicited.

Respectfully submitted,
LSI Logic, Inc.

Dated: February 22, 2005



Sunah K. Lee
Reg. No. 53,198

Sunah K. Lee
Suiter West pc llo
14301 FNB Parkway, Suite 220
Omaha, Nebraska 68154
Telephone 402.496.0300
Facsimile 402.496.0333